Tejas' Picture

Hello, I am

Tejas Srivastava

An Engineer

my linkedin my github

Get to know more!

About Me

Profile Pic
Experience icon

IIIT Hyderabad

3rd Year Undergraduate
B. Tech in Electronics and Communication Engineering

education icon

St. Joseph's College, Allahabad

96.6% with PCM

I'm a tech lover who enjoys diving into the worlds of math and engineering. Whether I'm coding or exploring the latest tech trends, I find excitement in learning new things. Off the screen, you'll find me on the football field, fueled by the thrill of the game. Music is another passion, where I create beats and melodies for fun. Always curious and quick to learn, I embrace challenges in tech, sports, and music with a hunger for knowledge.

arrow icon

Here are my

Skills

Languages and Tech.

experience icon

C/C++

Proficient

experience icon

Python

Proficient

experience icon

Matlab

Competent

experience icon

Java

Competent

experience icon

Git

Proficient

experience icon

Verilog

Competent

Courses

experience icon

Statistical Methods in AI, Topics in Reinforcement Learning

experience icon

Digital Image Processing, Computer Vision

experience icon

Intro to Coding Theory, Entropy and Information

experience icon

VLSI Design, Intro to Processor Architecture

experience icon

Probability & Random Processes, Linear Algebra

experience icon

Communication Theory, Networks Signals and Systems, Signal Processing

arrow icon

Browse my recent

Projects

project 1

GoatPad

Created a Java-based notepad application with a graphical user interface (GUI) that offers features such as file creation, editing, and deletion, alongside basic text formatting options. Involved OOP principles, including abstraction and inheritance, for design and implementation.

project 2

MyTop

A terminal based top program build in C that monitors system resources like memory usage, cpu utilization, and battery stats along-with detailed list of processes and their attributes.

project 3

y86-64-bit processor

Implementation of both, sequential and 5-stage pipelined x86 64-bit processor in Verilog, designed to handle data dependencies like load-use hazard, invalid return, and jump misprediction along with data-forwarding.

arrow icon

Contact Me